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We present a systematic study on the admittance characterization of surface
trap states in unpassivated and SiNx-passivated Al0.83In0.17N/AlN/GaN het-
erostructures. C–V and G/x–V measurements were carried out in the fre-
quency range of 1 kHz to 1 MHz, and an equivalent circuit model was used to
analyze the experimental data. A detailed analysis of the frequency-dependent
capacitance and conductance data was performed, assuming models in which
traps are located at the metal–AlInN surface. The density (Dt) and time con-
stant (st) of the surface trap states have been determined as a function of
energy separation from the conduction-band edge (Ec  Et). The Dst and sst
values of the surface trap states for the unpassivated samples were found to be
Dst ffi ð4 13Þ  1012 eV1cm2 and sst  3 ls to 7 ls, respectively. For the
passivated sample, Dst decreased to 1:5 1012 eV1cm2 and sst to 1.8 ls to
2 ls. The density of surface trap states in Al0.83In0.17N/AlN/GaN hetero-
structures decreased by approximately one order of magnitude with SiNx
passivation, indicating that the SiNx insulator layer between the metal con-
tact and the surface of the Al0.83In0.17N layer can passivate surface states.




(HEMTs) have been intensively studied as candi-
dates for high-power devices, as well as high-speed
and high-temperature operation.1,2 In replacing the
AlGaN barrier layer with an InAlN layer in the
AlGaN/GaN structure, HEMTs in turn offer poten-
tially higher sheet charge densities because of the
higher spontaneous polarization of InAlN compared
with AlGaN.3,4 An important feature of the
Al1xInxN alloy is the possibility to grow epitaxial
layers that are lattice matched to GaN at an
indium content x of 17%.4–6 For lattice-matched
Al0.83In0.17N/AlN/GaN, the heterostructure interface
minimizes strain, and thereby minimizes cracking
and/or dislocation formation.5,6 Because of this,
AlInN/GaN-based HEMTs are superior to more
conventional AlGaN/GaN HEMTs.7,8 In general, the
electrical charge trap states on the surface and/or in
the bulk of the heterostructure change the density
of the two-dimensional electron gas (2DEG) in the
channel and, therefore, limit the electronic perfor-
mance of those devices in operation through the
trapping/detrapping process and decrease the car-
rier concentration and lower the drain current,
transconductance, and threshold voltage.7–13 Simi-
larly, in GaN HEMTs, trapping effects currently
place a major limitation on power performance at
high frequencies.8–10 To identify and eliminate the
trapping effects in AlGaN/GaN10–12 and AlInN/
GaN7,14 transistors, a number of studies have been
reported in the literature. Surface passivation, as
one of these effects, makes it possible to reduce the
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density of surface states, thereby enhancing device
performance.7,9,13,14 Recently, Pozzovivo et al.7 and
Tapajna et al.14 demonstrated that an Al2O3 gate
dielectric deposited by metalorganic chemical vapor
deposition (MOCVD) strongly reduces excessive
gate leakage current compared with the Schottky
gate in AlInN/GaN HEMTs. Furthermore, a SiNx
insulator layer has been used successfully for sur-
face state passivation in AlGaN/GaN HEMTs,10–12
but it has not been used for AlInN/GaN HEMT
surface passivation until now.
Capacitance and conductance studies are partic-
ularly appropriate for determining the effects of
trap states.15–19 The density of trap states of GaN
metal–oxide–semiconductor (MOS) and AlGaN/GaN
structures has been evaluated by using frequency-
dependent capacitance and conductance measure-
ments.16,17 Miller et al.8 and Chu et al.19 reported
on investigations of trap states in AlGaN/GaN het-
erostructure field-effect transistors (HFETs), and
Stoklas et al.9 reported on a trap density evaluation
in AlGaN/GaN MOS heterostructure field-effect
transistors (MOSHFETs) by using similar experi-
mental methods.
In the present work, bias-voltage- and frequency-
dependent capacitance and conductance measure-
ments were performed on Al0.83In0.17N/AlN/GaN
and SiNx/Al0.83In0.17N/AlN/GaN heterostructures.
Frequency dispersion of admittance was observed,
which was analyzed by using an equivalent circuit
model. The density and time constant of the surface
trap states of both of the samples were calculated.
The effects of SiNx passivation on the surface trap
states are discussed herein.
EXPERIMENTAL PROCEDURES
Al1yInyN/AlN/GaN (y = 0.17) heterostructures
were grown on c-plane (0001) Al2O3 substrates
using a low-pressure metalorganic chemical vapor
deposition reactor (MOCVD). Prior to epitaxial
growth, the Al2O3 substrate was annealed at 1100C
for 10 min to remove surface contamination. The
growth was initiated with a 15-nm-thick low-
temperature (840C) AlN nucleation layer. Then, a
520-nm high-temperature (HT) AlN buffer layer
was grown at a temperature of 1150C. A 2.100-nm-
thick undoped GaN buffer layer (BL) was then
grown at 1070C and at a reactor pressure of
200 mbar. After the deposition of GaN layers, a
2-nm-thick HT-AlN layer was grown at 1085C
at a pressure of 50 mbar. The AlN barrier layer
was used to reduce alloy disorder scattering by
minimizing wavefunction penetration from the
two-dimensional electron gas (2DEG) channel into
the AlInN layer.1 Then, the HT-AlN layer was fol-
lowed by a 17-nm-thick AlInN ternary layer. This
layer was grown at 800C and a pressure of
50 mbar. Finally, a 3-nm-thick GaN cap layer
growth was carried out at a temperature of 1085C
and a pressure of 50 mbar. The In concentration (y)
in the Al1yInyN/AlN/GaN heterostructures was
determined by x-ray diffraction (XRD) measure-
ments as y = 0.17.
For Hall-effect measurements by the van der
Pauw method, square-shaped (5 mm 9 5 mm)
samples were prepared. Schottky contacts were
made as 1.2-mm-diameter circular dots. Prior to
ohmic contact formation, the samples were cleaned
with acetone in an ultrasonic bath. Then, a sample
was treated with boiling isopropyl alcohol for 5 min
and rinsed in deionized (DI) water. For ohmic con-
tact formation, Ti/Al/Ni/Au (35 nm/200 nm/50 nm/
150 nm) metals were thermally evaporated on the
sample and annealed at 750C for 30 s in N2 ambi-
ent. The measured Hall mobility and sheet carrier
concentration, for the unpassivated sample, at room
temperature were 820 cm2/Vs and 4 9 1013/cm2,
respectively. After the ohmic contact evaporation,
some of the pieces of the Al0.83In0.17N/AlN/GaN
heterostructure samples were coated with the SiNx
layer by plasma-enhanced chemical vapor deposi-
tion (PECVD) with a growth rate of 10 nm/min at
300C. The refraction index and thickness of the
passivation layer were approximately 2.02 and
11.4 nm, respectively, as determined by means of
ellipsometry. After the passivation process, the
Schottky contacts were formed on both of the sam-
ples by Pt/Au (40 nm/70 nm) evaporation.
Current–voltage (I–V) characteristics were mea-
sured using a Keithley model 199 dmm/scanner.
Capacitance–voltage (C–V) and conductance-
voltage (G/x–V) measurements were performed by
using an HP 4192A LF impedance analyzer in the
frequency range of 1 kHz to 1 MHz. An alternating-
current (AC) signal was attenuated to an amplitude
of 40 mVrms to meet the small signal requirement.
RESULTS AND DISCUSSION
Figure 1 compares the current density for the
Schottky contact on unpassivated and SiNx-
passivated Al1yInyN/AlN/GaN heterostructures. As
expected, implementation of the SiNx passivation
layer led to significant current reduction in reverse
and forward biases. The leakage current density of
the SiNx-passivated heterostructures, at a bias
voltage of 4 V, is nearly 28 times lower than that
of the unpassivated samples.
Frequency-dependent capacitance and conduc-
tance measurements were carried out in a fre-
quency range from 1 kHz to 1 MHz to investigate
the trapping effects in the unpassivated and SiNx-
passivated Al1yInyN/AlN/GaN heterostructures.
Figure 2 shows typical experimental C–V charac-
teristics of Al1yInyN/AlN/GaN heterostructures
measured at five different frequencies. Moreover,
the experimental C–V curves for the SiNx/
Al1yInyN/AlN/GaN sample are shown in the inset
to Fig. 2. The zero-bias capacitance was approxi-
mately 528 nF/cm2 and 271 nF/cm2 at 30 kHz for
the unpassivated and passivated Al1yInyN/AlN/
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GaN heterostructures, respectively. The thickness
of the AlInN barrier layer dAlInN ¼ ere0=C0 ffi
16:4 nm can be evaluated considering the dielectric
constant of the AlInN barrier of er = 9.8 (e0 is the
vacuum permittivity). The zero-bias capacitance of
the metalinsulatorsemiconductor (MIS) contact
on Al1yInyN/AlN/GaN is lower than that of the
metalsemiconductor (MS) contact on Al1yInyN/
AlN/GaN heterostructures. The thickness of the
SiNx insulator layer (dSiN) was evaluated from the
zero-bias MS-to-MIS capacitance ratio, as described





. CMS and CMIS are the
zero-bias capacitance for the MS and MIS contact on
the Al1yInyN/AlN/GaN heterostructure. dSiN ffi
11:1 nm was obtained as the thickness of the SiNx
layer, which is in good agreement with ellipsometry
measurements.
In Fig. 2 and the inset to Fig. 2, the frequency
dispersion of the admittance depends strongly on
the external bias at low frequency, while the change
in capacitance at high frequency becomes very
small. In other words, at high frequency, the trap
states cannot follow the AC signal and consequently
do not contribute appreciably to the capacitance. In
the inset to Fig. 2, under a large reverse-bias volt-
age, the capacitance is small and the corresponding
boundary of the depletion layer is in the GaN layer.
As the reverse voltage decreases, a capacitance
plateau appears, corresponding to depletion of the
2DEG located at the 2DEG channel. Further
decrements in the voltage cause a new transition
region, wherein the capacitance increases rapidly
with decreasing reverse voltage. Moreover, another
sharp capacitance slope appears on the right side of
the plateau, which indicates that the depletion layer
is in the AlInN layer. The surface trap states on the
AlInN layer surface cause a deviation between the
two curves.
The ohmic to Schottky contact capacitance of an
ideal GaN/AlInN/AlN/GaN Schottky diode contains
four components: the capacitance of (1) the fully
depleted GaN cap layer (CGaN), (2), the AlInN bar-
rier layer (CAlInN), (3) the AlN layer (CAlN), and (4)
the GaN depletion region (CGaN). Hereinafter, we
consider the AlN layer and AlInN layer as a single
layer (because of the small thickness of the AlN
layer and lower In concentration in the AlInN
layer). The possibility of a lack of compositional
uniformity caused by alloy clustering can generate a
considerable amount of trap states at the AlInN/
AlN/GaN interface (Fig. 3a, b). The electrical
behavior of the interface trap states can be modeled
using capacitive (Cit) and associated resistive terms
(Rit) for the traps component, in parallel connection
with the GaN depletion region capacitor (CGaN).
Taking into account the effect of AlInN/AlN/GaN
interface trap states, the equivalent circuit of an
AlInN/AlN/GaN Schottky diode is modeled as
shown in Fig. 3a. In addition to the interface trap
states, surface states are present at any metal–
semiconductor interface. In general, for Schottky
diode fabrication, the semiconductor surface is
inevitably covered with a native thin insulating
interfacial oxide layer if the semiconductor surface
is prepared by the usual polishing and chemical
etching process, in which the evaporation of metal is
carried out in a conventional vacuum system.19–22
The interfacial oxide layer is only a few monolayers
thick. If this layer’s thickness is smaller than 30 Å,
most of the states are in equilibrium with the
metal.17,22 This trapping and detrapping process can
be modeled as a serial combination of the surface-
trap-related resistance (Rsurf) and capacitance (Csurf)
in parallel connection with the interfacial oxide layer
capacitor (Coxide). With consideration of both the
interface and surface trap states, the equivalent
Fig. 1. Measured forward- and reverse-bias current density–voltage
characteristics of Schottky contacts on unpassivated and SiNx-pas-
sivated AlInN/AlN/GaN heterostructures.
Fig. 2. Measured C–V characteristics given for the unpassivated
AlInN/AlN/GaN heterostructures for frequencies of 30 kHz, 60 kHz,
100 kHz, 200 kHz, and 300 kHz. The inset shows typical C–V char-
acteristics for passivated AlInN/AlN/GaN heterostructures.
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circuit representation of a GaN/AlInN/AlN/GaN
Schottky diode is shown in Fig. 3b. Furthermore, in
addition to the interface and surface trap states,
there may also be traps that are related to crystal
defects and imperfections within the bulk GaN and
AlInN layers. However, the bulk states have time
constants as long as milliseconds, making their
effects unobservable by admittance and current–
voltage measurement methods.8,9,19,23 These traps
states can be detected by using the deep-level
transient spectroscopy (DLTS) method.24 For these
reasons, the bulk states were not considered in this
analysis.
In Fig. 2, the frequency dispersion of the admit-
tance strongly depends on the external bias, and
becomes significant in the deep accumulation
regime (at zero or near very small reverse voltage),
in turn indicating that surface trap states are the
dominant trapping mechanism in the 10 kHz to
1 MHz frequency range.8,19 Because of these rea-
sons, the component related to the interface trap
states can be eliminated, and the effect of the sur-
face trap states can be extracted by comparing the
measured admittance values at the deep accumu-
lation and weak depletion regime.
As shown in Fig. 3d, the capacitance and con-
ductance of the Schottky diode were measured
simultaneously, assuming a parallel combination of
Cm and Gm. The method described by Schroder for
the interface trap states in a metal–oxide–silicon
system was used in these studies for the analysis of
AlInN/AlN/GaN heterostructures with care given to
the surface traps.8,9,16,17,19,23,25
The parallel capacitance Cp and conductance Gp/x
can be obtained from measured Cm and Gm/x curves
by using the relation8,17
In the equation, we take the barrier capacitance
Cb as the total of the CAlInN and CGaN cap capaci-
tance values. Cb was determined from the plateau in
the C–V curve associated with the accumulation of
electrons in the two-dimensional electron gas
channel. Rs is the series resistance of the ohmic
Fig. 3. Equivalent circuit model of Schottky contacts on AlInN/AlN/GaN: (a) with consideration of the interface trap states between the AlInN and
GaN layer, (b) considering both the interface and surface trap states, (c) converted to a simplified circuit by considering both the interface and
surface trap states, and (d) parameter extraction from the measured circuit.
Cp ¼
















s þ x2ðC2bR2sG2m þ C2m þ C2b  2C2bRsGm  2CmCbÞ þG2m
: (1b)
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contact. The Rs values near the origin were evalu-
ated using a method developed by Cheung and
Cheung.26
By plotting Cp and Gp/x as functions of frequency
and by fitting the resulting curves to the equations
derived by AC analysis, the surface trap density Dst
and trap state time constant sst can be extracted. The
equivalent parallel capacitance Cp and conductance
Gp/x as functions of frequency, assuming a contin-
uum of trap levels, can be expressed as8,9,16,17,23,25











Figure 4 shows the calculated Gp/x versus ln(x)
curves of the Al1yInyN/AlN/GaN and SiNx/
Al1yInyN/AlN/GaN heterostructures for different
bias voltages. Gp/x versus ln(x) gives a peak for
each bias voltage value due to the Dst contribution.
It can be clearly seen that the peak amplitude of
Gp/x increases and the peak position shifts to lower
frequency values, when the bias voltage is varied
from negative values to zero. Dst and sst were cal-
culated by fitting Eq. 2b to the experimental Gp/x
versus ln(x) curves.
Figure 5 shows the extracted Dst and sst values as
a function of energy separation from the conduction-
band edge. The resulting calculated parameters of
the unpassivated Al1yInyN/AlN/GaN were
Dst ffi ð4 13Þ  1012 eV1 cm2 and sst  3 ls to
7 ls for the surface trap states, respectively. For the
passivated sample, the surface states density Dt
decreased to Dst ffi 1:5 1012 eV1cm2 and the
time constant to sst  1.8 ls to 2 ls. The density of
the surface traps in the passivated Al1yInyN/AlN/
GaN heterostructures is nearly one order of mag-
nitude lower than that in the unpassivated
Al1yInyN/AlN/GaN heterostructures. This shows
that the Al1yInyN surface was successfully passiv-
ated by the SiNx layer. The SiNx passivation process
is more effective for the surface traps, which are
located near the conduction-band edge.
The trap states in the Al1yInyN/AlN/GaN het-
erostructures may be located at the AlInN surface,
in the AlInN barrier layer, at the AlInN/AlN/GaN
heterointerface, or in the GaN buffer layer.8,9,19 The
trap states within the AlInN and GaN layers are
usually deep below the conduction-band edge and
have time constants as long as milliseconds, in
which case their effects are not observable in the
10 kHz to 1 MHz frequency range.8,19 Miller et al.8
used various models to determine the exact location
of the trap states at the heterojunction, in the bulk
of the barrier layer, and at the metal–semiconductor
interface. However, the location of the traps could
not be determined unambiguously. Stoklass et al.9
revealed two different types of trap states, slow
(8 ms) and fast (0.1 ls to 1 ls), in AlGaN/GaN
(HFETs) as well as MOSHFETs. They attributed
the slow traps to surface states and assumed that
the fast traps were related to bulk states. However,
we attribute the measured trap states in Al1yInyN/
AlN/GaN heterostructures as surface states.
Fig. 4. Parallel conductance as a function of frequency for AlInN/AlN/GaN heterostructures: (a) without passivation and (b) with a SiNx
passivation layer, at different bias voltages. The solid curves are the best fits of Eq. 2b to the experimental data.
Fig. 5. Experimentally derived trap states density (Dst) and time
constants (sst) for interface states as a function of Ec  Et for
unpassivated and passivated AlInN/AlN/GaN heterostructures.
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The external bias-dependent frequency dispersion
in the deep accumulation regime (at zero or near
very small reverse voltage) indicates that the sur-
face trap states are the dominant trapping mecha-
nism in Al1yInyN/AlN/GaN and SiNx/Al1yInyN/
AlN/GaN heterostructures.
CONCLUSIONS
To investigate the trapping effects in
Al0.83In0.17N/AlN/GaN and SiNx/Al0.83In0.17N/AlN/
GaN heterostructures, frequency-dependent capac-
itance and conductance analysis were performed
using an equivalent circuit model. The density (Dt)
and time constant (st) of the surface trap states have
been determined as a function of energy separation
from the conduction-band edge (Ec  Et). The Dst
and sst values of the surface trap states for
unpassivated samples were found to be Dst ffi
ð4 13Þ  1012 eV1 cm2 and sst  3 ls to 7 ls,
respectively. For the passivated sample, the Dst
values decreased to 1:5 1012 eV1cm2 and the sst
values decreased to 1.8 to 2 ls. The surface trap
states density in Al0.83In0.17N/AlN/GaN hetero-
structures decreased by approximately one order
with SiNx passivation. These indicate that the SiNx
insulator layer between the metal contact and the
surface of the Al0.83In0.17N layer can passivate sur-
face states effectively.
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Gonschorek, E. Feltin, and N. Grandjean, Appl. Phys. Lett.
91, 043509 (2007).
8. E.J. Miller, X.Z. Dang, H.H. Wieder, P.M. Asbeck, E.T. Yu,
G.J. Sullivan, and J.M. Redwing, J. Appl. Phys. 87, 8070
(2000).
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